{"created":"2023-06-20T12:57:00.185448+00:00","id":1042,"links":{},"metadata":{"_buckets":{"deposit":"e84d9eb7-19e3-4392-96f5-ea1bd6a0903e"},"_deposit":{"created_by":2,"id":"1042","owners":[2],"pid":{"revision_id":0,"type":"depid","value":"1042"},"status":"published"},"_oai":{"id":"oai:fun.repo.nii.ac.jp:00001042","sets":["22:28","25:26:47"]},"author_link":["115","1827"],"item_5_biblio_info_5":{"attribute_name":"書誌情報","attribute_value_mlt":[{"bibliographicIssueDates":{"bibliographicIssueDate":"2001-01-05","bibliographicIssueDateType":"Issued"},"bibliographicIssueNumber":"5","bibliographicPageEnd":"717","bibliographicPageStart":"704","bibliographicVolumeNumber":"9","bibliographic_titles":[{"bibliographic_title":"IEEE Transactions on VLSI Systems"}]}]},"item_5_publisher_17":{"attribute_name":"出版者","attribute_value_mlt":[{"subitem_publisher":"IEEE"}]},"item_5_relation_11":{"attribute_name":"DOI","attribute_value_mlt":[{"subitem_relation_type":"isIdenticalTo","subitem_relation_type_id":{"subitem_relation_type_id_text":"https://doi.org/10.1109/92.953503","subitem_relation_type_select":"DOI"}}]},"item_5_rights_12":{"attribute_name":"権利","attribute_value_mlt":[{"subitem_rights":"(c) 2001 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other users, including reprinting/ republishing this material for advertising or promotional purposes, creating new collective works for resale or redistribution to servers or lists, or reuse of any copyrighted components of this work in other works."}]},"item_5_select_10":{"attribute_name":"単著共著","attribute_value_mlt":[{"subitem_select_item":"共著/joint"}]},"item_5_select_8":{"attribute_name":"査読有無","attribute_value_mlt":[{"subitem_select_item":"あり/yes"}]},"item_5_select_9":{"attribute_name":"研究業績種別","attribute_value_mlt":[{"subitem_select_item":"原著論文/Original Paper"}]},"item_5_version_type_13":{"attribute_name":"著者版フラグ","attribute_value_mlt":[{"subitem_version_resource":"http://purl.org/coar/version/c_970fb48d4fbd8a85","subitem_version_type":"VoR"}]},"item_creator":{"attribute_name":"著者","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"Jiang, Xiaohong"}],"nameIdentifiers":[{"nameIdentifier":"115","nameIdentifierScheme":"WEKO"},{"nameIdentifier":"00345654","nameIdentifierScheme":"e-Rad","nameIdentifierURI":"https://kaken.nii.ac.jp/ja/search/?qm=00345654"}]},{"creatorNames":[{"creatorName":"Horiguchi, Susumu"}],"nameIdentifiers":[{"nameIdentifier":"1827","nameIdentifierScheme":"WEKO"}]}]},"item_files":{"attribute_name":"ファイル情報","attribute_type":"file","attribute_value_mlt":[{"accessrole":"open_date","date":[{"dateType":"Available","dateValue":"2022-01-28"}],"displaytype":"detail","filename":"jiang_2001-1-TVLSI.pdf","filesize":[{"value":"356.1 kB"}],"format":"application/pdf","licensetype":"license_note","mimetype":"application/pdf","url":{"label":"jiang_2001-1-TVLSI.pdf","url":"https://fun.repo.nii.ac.jp/record/1042/files/jiang_2001-1-TVLSI.pdf"},"version_id":"2073e96e-6a98-4ed0-9ebb-96764668c0e6"}]},"item_language":{"attribute_name":"言語","attribute_value_mlt":[{"subitem_language":"eng"}]},"item_resource_type":{"attribute_name":"資源タイプ","attribute_value_mlt":[{"resourcetype":"journal article","resourceuri":"http://purl.org/coar/resource_type/c_6501"}]},"item_title":"Statistical skew modeling for general clock distribution networks in presence of process variations","item_titles":{"attribute_name":"タイトル","attribute_value_mlt":[{"subitem_title":"Statistical skew modeling for general clock distribution networks in presence of process variations"}]},"item_type_id":"5","owner":"2","path":["28","47"],"pubdate":{"attribute_name":"公開日","attribute_value":"2011-07-21"},"publish_date":"2011-07-21","publish_status":"0","recid":"1042","relation_version_is_last":true,"title":["Statistical skew modeling for general clock distribution networks in presence of process variations"],"weko_creator_id":"2","weko_shared_id":-1},"updated":"2023-06-20T14:16:27.409189+00:00"}